PC/104 COM-1251
MIL-STD-1553 PC/104 Interface, 2-Channel
The COM-1250 and COM-1251 PC/104 1553 Interface boards provide the systems designer with an intelligent solution to MIL-STD-1553b multiplexed serial data design problems. These Commercial-Off-the-Shelf (COTS) PC/104 modules provides an interface from its one or two dual-redundant 1553 buses to any embedded PC/104 computer system bus. A PC/104 processor can then be used to access the 1553 Dual Bus to configure it for various modes of operation: Remote Terminal (RT) mode, Bus Control (BC) mode, or Monitor Terminal (MT) mode for a variety of 1553 military avionics and ground vehicle applications.
The COM-1250 and COM-1251 PC/104 1553 Interface boards provide the systems designer with an intelligent solution to MIL-STD-1553b multiplexed serial data design problems. These Commercial-Off-the-Shelf (COTS) PC/104 modules provides an interface from its one or two dual-redundant 1553 buses to any embedded PC/104 computer system bus. A PC/104 processor can then be used to access the 1553 Dual Bus to configure it for various modes of operation: Remote Terminal (RT) mode, Bus Control (BC) mode, or Monitor Terminal (MT) mode for a variety of 1553 military avionics and ground vehicle applications.
Satisfying all requirements of MIL-STD-1553B Notice II, the 1553 Dual Interface utilizes Aeroflex UTMC's SµMMIT MIL-STD-1553 support chips, which offer automatic message handling, message status, general status polling and interrupt capability. The register-based interface architecture provides many programmable functions as well as extensive device maintenance information. Four/Eight 16-bit register locations within the SµMMIT and the Pseudo Dual Ported Memory (PDPM) allow complete access to interface functions through PC/104 I/O space. Software, including programmed I/O instructions (supplied with the board) can be used to access the PDPM and internal registers, and also be used to transfer data to and from the PDPM using Direct Memory Access (DMA). The SµMMIT chip can also cause interrupts to be generated and routed to the PC/104 processor.
This military/avionics databus interface operates in extended temperatures and is specifically designed to work with transformer-coupled stubs in military Local Area Network (LAN) applications, including airplanes, tanks, missiles, satellites and helicopters, as well as space and land-based systems to process data for navigation and altitude, weapon status indications, target tracks and electronic warfare lines.
Operating as a Remote Terminal, the board provides many features for efficient handling of both bulk and periodic data. Capabilities include sub-address data indexing, double (ping pong) and circular buffering, internal illegalization, user-selectable broadcast command control, programmable interrupts, retries, message information word and time-lag, 16-bit for all transacted messages.
In Bus Controller mode, the powerful, field-proven module meets the demands of multi-frame processing with minimal host attention. User-programmable decision-making allows autonomous bus operation until a user-defined event, or series of events occurs. Structuring of independent tasks through the PC/104 host, such as data transfer, service requests and bus diagnostics (initiate BIT), facilitates multiple message processing. Periodic message transactions with multiple remote terminals can be controlled by specifying time between messages. Host instructions can also be given for polling activities. It also offers automatic retry (up to four times per command block).
As a full-featured bus monitor in Monitor Terminal mode, the module provides the capability to monitor message validity and terminal health on all, or selected remote stations on the bus with very little host interaction. The board also provides the option of running simultaneously in RT/MT mode, allowing the MT to communicate on the bus as a Remote Terminal. (Note: in this combined mode, the MT can not monitor its own RT address.)
| Architecture: | • PC/104 compliant |
| MIL-STD-1553b: | • Two channels |
| Bus: | |
| Memory: | |
| Ethernet: | |
| Switching Architecture: | |
| Standard Compliance: | |
| Port Features: | |
| Media Support: | |
| CPU: | |
| RAM: | |
| Configuration: | |
| Other Interfaces: | |
| Dual Redundancy: | • Dual Redundant MIL-STD-1553 Bus Operation |
| 1553 Mode Support: | • Supports Remote Terminal (RT), Bus Control (BC), and Monitor (MT) Modes |
| 1553 A/B Support: | • Jumper Selectable MIL-STD-1553 A/B Protocols |
| Registers: |
• Eight 16-bit Register Locations (COM-1251) Four 16-bit Register Locations (COM-1250) |
| 1760 Support: | • Supports MIL-STD-1760 |
| 1553 Compliance: | • MIL-STD-1553B Notice II |
| • | |
| • | |
| • | |
| • | |
| Power Supply: | • +5vdc +/- 0.25 Volts; 600 Milliamps receiving; 1.6 Amps w/ both buses transmitting |
| Power Consumption: | |
| MTBF: |
• Calculated per MIL-HDBK-217F @ 40°C: 856,443 Hours (Ground Benign, Controlled GB, GC) 157,971 Hours (Airborne Inhabit Fighter, AIF) 60,164 Hours (Airborne Rotary Winged, ARW) |
| Physical Characteristics: |
• 3.550" x 3.775" (PC/104) |
| RoHS: | • Compliant |
| Watchdog: | |
| OS Supported: | • Linux, Microsoft® Windows® 9X/2000/NT/XP and DOS® Device Drivers; Test Software Program Provided; Visual C and C Source Code Provided (for Recompilation under Linux or other RTOS) |
| Options: | • Conformal Coating, Custom Connectors |


